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Abstract-This paper shows a baseline process to fabricate
high efficiency solar cells that are based on the Passivated p-type c-Si
Emitter and Rear Cell solar cell concept. The idea is to define a
very flexible process in order to see, for comparison, the benefits
of introducing alternative fabrication steps. For instance, new a) b)
structures based on laser firing contacts and rear passivation with
deposited PECVD a-SiCx:H layers are planned to be fabricated Thermal SiO2
following the baseline process outlined hereby. In its design, D Phosphorous diffusion
special attention is paid to the front metallization grid and rear Front Metal Ti/Pd/Ag
point contact design. Preliminary results using Cz p-type 2.8
Q-cm substrates yields photovoltaic efficiencies up to 18.6% in a 1 U SiCx Rear passivation
cm2 cell with open circuit voltage of 628 mV and an outstanding
photocurrent density of 39 mA/cm2. Efficiencies of about 21.5% C) Rear Metallization Al
are predicted for the improved devices.
Fig. 1. (a) Basic solar cell structure. (b) Alternative structure using laser firing
contacts Front grid metallization (b). (c) Modified solar cells combining laser
I. INTRODUCTION firing contacts and rear passivation with a-SiCx:H layers.
A baseline fabrication process is necessary as a reference to
demonstrate the benefit of innovative steps introduced into II. BASELINE FABRICATION PROCESS
conventional fabrication of crystalline silicon (c-Si) solar cells. Solar cells are fabricated in p-type FZ or CZ c-Si 4" singleThis paper describes in detail the design of a baseline side polished wafers with resistivities ranging from 0.5 to 3
fabrication process to obtain high efficiency c-Si cells (> Qcm The main stages in the fabrication process are sketched
20%). Additionally, it can be adapted to fabricate other special in
photovoltai deie 12.Ascnb eninFg () h Fig. 2: a) the process starts with a thermal 5i02 growth (240photovoltaic ev ces [1-2]. s an be s en i Fig. l(a), the nm thick) to mask texturization and phosphorous diffusion. b)
basic solar cell structure is based on the Passivated Emitter Inverted pyramids are created using anisotropic etching with
Rear Cell (PERC) concept [3]. In this case rear contacts are Tetramethylammonium hydroxide TMAH except below
done by means of photolithography and rear passivation is metallization paths (busbar and fingers), c) once SiO2 is etched
achieved by alnealed thermal SiO2. This structure can be at the active zone, d) a phosphorous diffusion is performed
easily adapted to other recent high efficiency approaches like using planar diffusion sources to create a homogeneous
laser firing contacts (see Fig. l(b)) [4], or a new promising emitter. e) After remove mask SiO2, J) a new thermal dry 110
solution, combining laser firing contacts with a PECVD a- nm thick SiO2 film is grown for passivation and antireflection
SiCx:H rear passivation layer (see Fig. l(c)) [5]. Assuming coating purposes. Simultaneously phosphorous emitter is
high quality c-Si material, emitter diffusion and surface driven-in to the final doping profile (-70 Q/sq). g) Back
passivation, the design of this process is focused on the contacts are patterned using standard photolithography, and h)
definition of front and rear metallization. For the front grid, a aluminium is evaporated by e-beam at the rear side and
minimum metallized area is desired keeping series resistance sintered with forming gas (alnealing) at 400°C for 20 min. i)
sufficiently low. We study the benefits of a combination Finally front contacts are opened by photolitography and e-
between lift-off process and silver electroplating to increase beam metallization of Ti/Pd/Ag (40 nm /40 nm/1000-2000 nm)
the silver film thickness. On the other hand, we theoretically is deposited. Front grid metallization is def1ned by lift-off and
std teotiu pthoftererpon onat a forming gas annealing at T=370°C t=20 min is carried out to
improve passivation and ensure good ohmic contacts.
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Where Pm, Wmn, fRus, ff, Rshe, n, and Acel are the metal resistivity
e) (1.8x10-6 Qcm for Ag), the metal thickness, the busbarg9) * h) metallization fraction area, the finger metallization fraction
.3..~ Thermal SiO area the emitter sheet resistance and the active solar cell area
Phosphorus diffusion respectively. If we use a high resolution photolithography
E Al process ff and fB,s can be as low as 0.65% and 0.77%
i Ti/Pd/Ag respectively (fm=1.37% in total). Considering Rshe=120 Q/sq
Front metallization grid (measured in the texturized emitter regions) and Wm=2 ptm,
rsFront yields 1.8 Qcm2 for a 4 cm2 solar cell with n=25 fingers.
Fig. 2. Main stages in the baseline fabrication process. Below (right) the front In the same case with a 1 cm2 cell and n=10, rsfront yields 0.86
metallization pattern for a 2 x 2 cm2 solar cell is shown. 2 Qcm . In a very high efficiency lab cell, total specific series
resistance should be lower than 0.5 Qcm2 [7]. Therefore, it is
III. SOLAR CELL DESIGN mandatory to grow a thicker metal film. Electroplating is
Device design has two important phases, rear contact grid generally used in laboratory c-Si solar cells to overcome this
design and front metallization grid design. In Fig. 3 the problem. Ifwe assume an electroplating Ag thickness of 7 pim.
eseries sFront can be about 0.35 Q cm2 for a 2x2 cm2 lab cell.dfresistante distribu 2 cributons to the sfic Nevertheless fm will be increased to 3.25% due a lateral metalresistance r2 in Qcm2 are shown. Where rb112, rj, ree, re, rb, and growth during plating process assuming a height-to-width
rcb are the specific lumped series resistances related to busbar, aspect ratio of 1:2.
fingers, emitter contacts, emitter, base, and base contact
respectively. It is important to minimize rs without
jeopardizing photovoltaic conversion efficiency, 7, i.e. B Rear contact grid design
maintaining high values of short circuit current density (Jsc) Rear contact grid design not only affects specific rear series
and open circuit voltage (Voc). resistance rsRea,=rb + rcb, but Voc, and Jsc as well in opposite
manner. A low pitch p value between contacts decrease rb and
Point contacts rcb but increases rear effective surface recombination velocity,
geometry SR V, lowering Jsc and Voc. Therefore an optimization of rear
*2ret2 contact grid is necessary to obtain high efficiency solar cells.
r,rb base 1 p From [9], rb can be calculated, neglecting high injection level
X X BlX* effects, as
a) b)
Fig. 3. Distributed resistance components in the compute of the specific series p2 b _(( W 2W>
resistance (a). Point contact geometry (b). rb = tg
r
+ PbW I-exp_- (2)
A. Front metallization design and rcb as follows
Front metallization must allow extracting current from the
device minimizing the blocking of light, and maintaining low 2
front series resistances to obtain acceptable fill factor FF rcb = PcB
= PcB
values. Besides, front metallization grid design has fcb 2
technological limitations as it can be the minimum
photolithography resolution (-5 ptm or -35 ptm using glass or Where Ph, W, p, r, fb, and pcb, are the base resistivity, the
acetate masks respectively), and the maximum metal thickness wafer thickness, the pitch and point contact radius (see Fig.3),(-2 ~tm Ag thickness using lift-off technique). As it can be the base contacted fraction area, and the contact specific
sketched in Fig. 2 metallization grid has a central triangular resistance at the base contacts respectively.
busbar and rectangular fingers. To simplify the fabrication Rear passivation can be studied trough an effective ID rear
process, the contacted fraction area in the emitter is the same
that the metal fracotin area, fm. Front specific serie i passivation SRef taking into account point contacts grid, and
' . . . ~~~~~~SRVat the passivated regions SRpas and at the contacts 5c [8].
rsFront can be determined from its components using (1), being Jisgvnung()ad5,begD temorycrir
r~.negigile diffusion coefficient.
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SRf = ______________Dn (4) expected, the optimum rear pitch is strongly dependent onSRef r r
-1"-I -l substrate resistivity and an ad-hoc optimization for the
rb + D)Dn + DH+ Dn -W substrate resistivity in use becomes mandatory.
Pb fCbSC (If1-Cb )spas
0.70 0.83
with
0.68 ~~~~~~~~~~~~~~~~~~0.79
WJ __ exn(__WX X--.5 o LL
Therefore, rear contact grid can be optimized using a one- m. 0.62 ~\\ 0.67
dimensional semiconductor device simulator (e.g. PC-ID ° ",'', '
program). Optimization is performed simulating the structure 0.60 06
in the inset of fig. 4. Where Rtex is the reflectance ofthe front 0.05 0.1 0.15 0.2 0.25 0.3 0.35
texturized surface (square of polished SiO2 reflectance), Rl0Fr00t pitch p (cm)
and RioRear is the internal front and rear reflectance respectively Fig. 5. Voc and FF vs. pitch p for two susbtrate resistivities (0.5 and 3 Qcm).
(8500 and 9500 each). In ref. [9] experimental work reported by Next parameters are been considered in the simulations: rsFroOnt-0.3S Q-cm2,
our group shows the dependence of emitter saturation current SFpas"'300 cm/s, SRpas"'200 cm/s, Sc"5 106 cm/s, r".250 pm, Joc=15 fA/cm2,
density Joe vs. emitter sheet resistance at the end of our pcB'.O.O' Qcm2.
baseline process. From this work, it can envisage a Joe value
about 50 fA/cm2 for an emitter of 120 Q/sq and 1.37%o of -22 omc
contacted area. In this case, a front surface recombination 3o0hmcm
velocity SRV about 300 cm/s is estimated at the front 21
passivated surface (introduced into the simulated structure), S
whereas the contribution of the contacted areas (Joec), is >2
estimated to be 15 fA/cm2. This is modelled by introducing a
shunt diode with the corresponding saturation current density. t 19 L~~ T -
p g xpW0 N->
100 10
0i02 polished RSiO2p L
90 X 'il02_tenturized R_ten 7
80 Th r2_teaturized + internal reflection 2 170.1 0.1
G) 60 Xt* rsFront | 4 i06
i the inset of fi. 4 WeFpa otnFent I Fig. 6. Photovoltaic efficiency vs. pitch between contacts.Xu 50 J
_~ rs40 ' ReacO _TIC
fl 30 i \ .i=l/V. RESULTS AND FURTHdE.R IMPROVEMENTS
20 s \ ofBase electrode /Xoa 9 e )n\ . ,wo - - - - -r Fabrication process have been evaluated using Cz c-Si p-type10 \~~'' ~~~~'''' - J
~(2.8 Qcm resistivity) material. Electrical measurements,
300group 400ws 500 600end700e o00emi00er 1000ra1100 1 current voltage I-V and power voltage P-V characteristics,
selengthri (nm) have been obtained using standard test conditions (AM1C.5GWavelengthine@1 kW/m2 T=25°C) as it can be seen in figure 7. Photovoltaic
Fog. 4. Reflectance of texturized SaO2front surface (dashed line) and total 2
reflectance taking into account internal reflectance (contiuous line) The
simulated structure to optimize rear contact grid is sketched in the inset of the photocurrent density of 39 mA/cm). QSS-PC lifetime
graph. measurements before metallization and the final measured
open circuit voltage Vtm value indicates a well-passivated front
In Figure 5 we can see the Vo and FE behaviour related to and rear surface with an estimated rear SRcV of 200 cm/s for
the pitch distance between contacts with constant radius of 250 our SiO2 layers. The low fill factor FE is mainly due to the use
gm for two representative substrate resistivities. It is clear that of a high resistivity substrate leading to a high rear contact
high FE values require small pitch but it degrades rear resistance (110 mQcm2), and a non-optimized distance
passivation lowering V0c. However, highly doped substrates between rear point contacts (p="2 mm). Additionally a too thin
are less sensitive to FF degradation as the additional series Ag front metallization introduces a significant series resistance
resistance is lower. In Fig. 6 efficiency vs. pitch is shown. As to the final device.
it can be seen an optimum pitch about 2 and 1.4 mm is
necessary for 0.5 and 3 Qcm substrates respectively. As it was
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40.0 20.0 Plating LIP process). Simulated studies show that efficiencies
350018.0 up to 21.5% are possible introducing these improvements in
l _ 16.0 ¢ our baseline fabrication process.
30.0Xlii i _/\ I
14.0 E
E25.0 / Jph (mA/cm ) VOc (mV) Pm (mW) FF % (%) 12.0 25
20.0 10.0 24.
-
,,-\
0 ~ ~ ~~~ ~ ~ ~~~~~~~~~~~~0M
6.0 05 0.1 2 / PWC 0cm 0 cmmr,10.0 ~~~~~~~~~~~~~8.0/3
VoltageV (V) 18M
17 0/j =5OfA/cm2
Fig. 7. I-V and P-V charts of a 1 cm2 solar cell measured in standard test Z o
conditions (AM1.5G 1kW/rn2 T=25°C). A view of the texturized surface is 161
4.00 > 021 9 1 1 1 31
shown in the inset of the graph. Table summarizes the main photovoltaic Elcrpae Ag Thcns (pm)789 101 2 31
parameter values. EetoltdA hcns ,m
To improve electrical performance of our devices we can Fig. 8. Photovoltaic efficiency vs. no selective electroplated Ag thickness for
introduce some changes: a) a silver Light Induced Plating several substrate resistivities. An initial Ag thickness of1 jim is considered.Rear contacts grid have points with radius r=250 ,um and pitchp=2 mm (in allprocess (LIP process) to reduce the impact of firont cases). Joe is fixed to 50 fA/cm2. Ideal PERL structure efficiencies with a non-
metallization in the series resistance. b) Laser firing contacts selective (dashed line) and selective growth (dotted line) are also included in
can create a local p± region decreasing resistance and SRV at the graph
the contacts (see structure b in Fig. 1), and lowering rear
contact resistance too. Additionally, an empirical optimization ACKNOWLEDGMENT
of the rear pattern is easily possible. c) The use of a SiCX:H This work was funded by the Spanish government under
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